

What is claimed is:

1. A correlation detection method capable of creating a delay profile of a reception signal with a delay equivalent to a maximum of X chips (n: natural number), comprising:

a first step of extracting and fixing 1-symbol equivalent data from the data string of said reception signal;

10 a second step of continuously generating spreading codes with a delay in 1-chip units by changing the amount of phase shift of the spreading codes from 0 chips to X chips, multiplying said fixed data by the spreading codes generated to obtain despreding results, executing  
15 integration with respect to said despreding results while changing the integration segments taking into account virtual delimiters of the reception signal symbols which are uniquely determined according to the amount of phase shift of said spreading codes and storing  
20 the integration values;

a third step of newly extracting and fixing 1-symbol equivalent data adjacent to said fixed 1-symbol equivalent data and executing the same processing as said processing;

25 a fourth step of adding up integration values corresponding to the same amount of phase shift of the spreading codes obtained in said second step and said third step, which can be assumed to be the integration

0026644-112001







cumulatively adds up data bits output from said  
despreading calculation circuit one after another  
starting from the least significant bit or the most  
significant bit and outputs a plurality of resulting  
5 cumulative addition values in parallel;

```

        a selector that selects said plurality of cumulative
addition values output from said cumulative addition
calculation section;

```

a calculation circuit that calculates an  
10 integration value of the despreading result with respect  
to a first-half symbol segment located before a symbol  
delimiter uniquely determined according to the amount  
of phase shift of said spreading code by subtracting the  
cumulative addition value selected by said selector from  
15 the integration result obtained by carrying out an  
integration with respect to all output bits of said  
despreading calculation circuit; and

a calculation circuit that adds said integration value with respect to said first-half symbol segment to the integration value corresponding to the amount of said phase shift of the spreading code with respect to the same symbol acquired and stored as a result of the same processing as the previous processing and outputs a correlation value on one symbol.

25        9. A matched filter that extracts and fixes data of a  
predetermined width from serial data with two or more  
types of signals placed alternately for one chip after  
another and multiplexed and despreads this fixed data

by continuously multiplying the fixed data by spreading codes whose amount of shift changes from one chip after another to calculate a correlation value, comprising:

5 a temporary storage circuit that stores data with said predetermined width;

a spreading code generator that continuously generates spreading codes whose phase is shifted one chip at a time;

10 a despreading calculation circuit that multiplies said input data stored in said temporary storage circuit by said spreading codes;

an integration circuit that controls data processing timing according to the level of multiplexing of said fixed data and thereby substantially applies  
15 signal processing to only signals subject to correlation detection of said two or more types of signals, and obtains integration values by integrating the despreading results with respect to a first-half symbol segment located before a symbol delimiter uniquely determined according to the  
20 amount of phase shift of said spreading code on the signals subject to the correlation detection and a last-half symbol segment located after the symbol delimiter;

a storage circuit that temporarily stores the integration result of said last-half symbol segment; and

25 a calculation segment that adds the integration result of said first-half symbol segment to the integration result corresponding to the amount of the same phase shift of spreading codes on the same symbol

092644-12601

stored in said storing means as a result of the same processing as the previous processing and outputs a correlation value on one symbol.

10. The matched filter according to claim 9, wherein  
5 said integration circuit controls the range of integration using a shift register.

11. The matched filter according to claim 10, wherein  
said integration circuit controls the range of  
integration using a shift register and an  
10 inversion/non-inversion control circuit that controls inversion/non-inversion of the output bits of said shift register.

12. A CDMA reception apparatus comprising the matched filter according to claim 6 that carries out  
15 synchronization acquisition processing or synchronization follow-up processing based on the correlation detection result of said matched filter.

13. A mobile communication base station apparatus that acquires synchronization of a spread spectrum modulated  
20 signal using the matched filter according to claim 6 and carries out communication control based on the acquired synchronization timing.

14. A mobile communication terminal apparatus that acquires synchronization of a spread spectrum modulated  
25 signal using the matched filter according to claim 6 and carries out communication control based on the acquired synchronization timing.

00026644-12001